The performancc o f high-speed VLSI circuits i s increasingly limitctl by interconnect coupling noise. I n this papcr we present a closed-form crosstalk noise tnodel with accuracy coinparable to that of SPlCE for an arbitrary ramp input. We also dcvclop a simplified dclay model for estimating delays on coupled RC lincs considering input slew timcs for both aggrcssor and victim lincs. We then apply our model along with SPICE simulation to perform various studics of delay uncertainty in coupled interconnccls. With respect to thc cfkcts of changing aggrcssor slew time on victim dclay (i.e., delay vnriorion), we observe that the victim delay i s worst when thc aggressor i s switching very fast (e.g., stcp input). For local interconnects the delay variation (change in victim delay with varying input slew) can he as high as 70%. On the other hand, delay variation i s around 10% for global interconnects.
Introduction
lntcrconnectn are an important prrl'ormancc limiting factor in today's higb-spccd and high-density VLSI dcsigns. A major reason for this i s the increasing itnportancc of crosstelk between parallcl RC interconnect lincs [ I ] [7] . The crosstalk due to thc capacitive coupling bctwccn lines increases as thc avcragc length of interconnects increases, as the density of intcrmnncc: rautings increases, and im ~l i z awitdiing y e d i ISBS. Coupling bctwccii signal liner i s scvcre for dccpsubmicron designs whcrc line-to-line capacitances arc significant compared to linc-to-substrate capacitances. Intcrconncct geometry in dccpsubmicron technologics i s being aggressively scalcd dawn fur wiring densities, leading to high aspect ratios in mctal lincs. High-speed circuits (such as dynamic circuits and latches) are very scnsitivc to noise at both inout and outnut nodes. which makes couplinc an iniportant issue. downside of this simple tcchniquc i s that it can lead to highly optimistic or pessimistic cstimatcs of delay. This motivatcs the developmcnt of more accurate predictors of coupling-induccd delay based on coupling capacitance values and switching activity (slcw timcs, offsets).
Several notable previous works modcl the effects of intcrconnect fringing antl coupling capacitancc on dclay and crosstalk.
[SI proposes a detailed noise analysis using full-chip parasitic cxtractiiiii and model ordcr rcduction to compress parasitic data. This type oC detailed noiw analysis, which i s done aftcr physical design, i s computatiomally cspensive antl identifics noise problcms too late in thc dcsign cycle. The approach of [Z] USCS a detailed victim net analysis but applies an infinite ramp instead of a finite ramp as input to thc aggrcssor nct. To simplify the analysis further cach coupling capacitor is rcplaccd by a current s~u r c c whosc value i s slew rate (i.e., slew rate of aggressor snurcc voltage) times the coupling capacitancc. I t i s implicitly assumcd that the aggressor signal slopc does not degrade downstream from the aggrcnsor SUUICC. Hence, fur longer lines this approach can produce eithcr ovcrcstimated or undcrestimatcd pcak noise yelucs. Sakurai [IO] ally expensive. When the nuinbcr of signal lines exceeds otic million as i t easily does in today's advanced microprocessors, SPICE simulations of each linc are too inefficient to carry out. I t i s important to be able to quickly vcrify that the noise peak on sensitive nodes i s bclow recommended threshold level to cnsurc Licccptable signal integrity i n limited design cycle timcs. Similarly, it i s necessary to compute dclay uncertainty (or variation) for all coupled lines in the dcsign quickly and considcr this margin in the static timing analysis.
Today's timing analysis tools employ a tcchniquc which takes the coupling capacitancc to be some multiple of ground capacitance depending upon the switching conditions. A single effective capacitance value for the interconncct i s computed for use in delay cstimatiun. This i s multiolied bv a rwifchine factor. which i s taken to bc sliehtlv tnorc In this papcr, wc prcscnt improved cstimators for noise and delay phenoinam duc to coupling capacitance. Thc improvcd accuracy of our estimators, along with our analyses of delay variation and delay unccrtainty, can (i) be useful in analyzing the sensitivity of circuit pcrforinancc to yxious interconnect tuning paramctcrs, and (ii) lead to less over-design and guard-handing at all stages of a periiriinance~convergcnt synthesis and layuut methodology for high-performance designs. Figure 2 . We analyze noisc and dclay at the end of the i~~tcrconnccts. Although for simplicity wc miisideljust one aggressor linc. ow analyscs cxtcnd ciis-!iy tu !he case of more than onc aggressor line for a given victim line. Our goal i s to dcvelop models to estimate dclay on both aggressor and victim lines for thrcc main cases: (i) victim line quict, (ii) victim linc active and switching i n the oppositc direction to the aggressor. and (iii) victim line active and switching in the same direction as the aggressor. The dclay on victim line i s worst-case wlicn both aggressor and victim arc switching in opposite directions, since thc aggrcssnr intrrrduccs charges in opposite dircction ID those on the victim. Similarly, the bestcase delay on the victim linc IXCUIS when both aggressor and victim are switching i n thc same direction. Our approach helow can he used to cstiinatc the delays for a11 of these cascs.
In this section, we apply the n model for the inlcicunncct and compute both the noise pcik voltagc and delay on the interconnects as sliown in Figure 2 . Our basic analysis approach i s as follows:
We usc Figure 2 as the equivaleiit circuit for analysis purposcs.
Notc that wc havc distrihutcd thc interconnect line capacitance in two parts (ground capacitance antl coupling capacitancc).
Wc transform the time domain circuit equations to frequency domain using Laplace transfnrms. solvc tlic equations, thcn cnnvcrt the rcsults hack to tlic l i m c domain. V,,
where we now compute an snalytical expression for delay using the abovc vc(t) cxpression. Let v,!, be the thrcshold vol~agc of interest at which wc would like to compute the delay. Sincc we are intcrcstcd i n dclay rclative 10 input ramp (Vn) we oeed to subtract ramp input delay at that threshold, i.c., v,~,Tyz, from thc output rcspoiise delay. Therefore, tlic victim wirc dclay (D,) for hoth the linear and saturated ramp rcgions c~n hc obtained as 13 I Fipiire 7 shows tlic diffcrcnt possible regimes 10 consider for araly-:.a :.insider two cliffcrent ramp inputs with difterent slcw times and zero offscts for simplicity for our analysis. Thc ramp input voltagc at aggressor can be cxprcsscd as VSI = Cor hear ramp region and Vyi = 3vL (I -e-"Tv') for saturated ramp rcgion [31. Depcnding on the rising or falling remp input the magnitudc vg could be either positive or negativc. Wc usc a factor a to represcnt tlic sign of ramp inputs, i.e., for samc-dircction ramps a = I , lor opposite-direction ramps a = --l , and if one line i s quiet and othcr i s switching a = 0. Wc con- 
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The case of peak noise can he analyzed whcn the victim linc is quiet at low voltage, while thc aggressor line is switching from low tu high.
Thcrefore, Vs2 = 0. Solving the Equations ( I ) with Vs2 = 0 yiclds the following transfer function in frcquency domain for noisc at node C of tlic victim line (we approximatc the solution to second moment only). 
Peak Noise Estimation on Victim Line
(I4)
whcre coefticicnts ai's and hi's arc given by Equations ( 5 ) and (4). Wc now computc the timc-domain solutions voltage on both victim and aggressor lincs by considering step and ramp inputs at thc input of the aggrcssor line. The exprcssion for ramp input in transform domain is V.yl = ;in (1 -e+? ) and as beforc we assumc the victim line is quict. i.e., !Is2 = 0. Then thc voltagc at node C of thc victim linc in the transform domain can hc writtcn as
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The corresponding time-domain expression is given hy
Simulation Results
To validatc our new analyses, we have considcrcd two adjaccnt M3 intercoiinects used in a real microprocessor dcsign for 0.25 pm CMOS technology. We assutnc identical interconnccts are driven by identical inverters of size (56.28) urn3 and also assume that the loads at the end of the lines arc identically sized invetters. We study various configurations of interconncct length, width, and spacing as shown in Table   1 . Thc context for this expcrimcntation is to discover how closc our n models compare to SPICE simulations for delay estimation. We note that all modcls proposcd above arc cxtremely efficient to cvaluate (despite sometimcs long expressions) and runtimes are ncgligihle for all models, particularly when compared to SPICE runtimcs. The ahovc obtained analytical equations for voltagc on victim and aggressor lincs are useful i n computing noise, delay and/or delay uncertainty and how it changcs with rcspcct to input slcw time, coupling cilpacitancc, etc. Even though the ahovc discussion was computing pcak noise for two couplcd lines we can extend our approach lor the casc of multiple aggrcssor lines effccting a singlc victim linc. We think that each aggrcs-SOT mid victim linc (overlap section of the lines) can he analyzcd independently to compute inoise pcaks and from the super-position principlc of voltage wc can add up all the noisc peaks for cilcli pair to compute thc total iioisc peak VRIUC. 'Tahlc 2. Nxoidized peak noise valuzs to. ditfecr?! inp:;: ilzv. h : s for the two coupled intcrconnect configuration undcr various models.
We now cxpress thc circuit parameters of the models Figurc 2 in term of the imcrconnect paramcters givcn in Table 1 
Peak Noise Results
Wc simulate the coupled intcrconnects by using different input slew timcs ranging from Ops to 400ps for the driving inverters. We first computc thc inoise peaks for all four tcst cases undcr different slcw times using SPICE simulation and uur n modcl as shown in Table 2 . For thc n modcl thc noise pcak is computed using Equation (18) for step input and using Equation (IS) for ramp input (Section 3). Thc noise valucs presentcd i n the tahlc arc normalized to the supply volt- and aggressor lines arc switching in oppositc directions, and dividc it by two to obtain the noise pcak when only the aggrcssor is switching. Our rcsults lor t h e n intcrconnect modcl as shown in Table 2 arc within 13% of the values derivcd by SPICE rcsults for peak noise. Also, our ncw noise estimators arc substantially tnorc accurate than prcvious models of [I I] [SI; this implies less nccd for overdesign and guardbanding.
Tablc 3: Comparison of victim line interconncct dclay for 50% threshold delay (in ps) using SPICE and our l l model for thc casc whcn the aggressor linc switching oppositc to the victim line. Wc assume identical slew time for both lines. Table 4 Comparison of victim linc intcrconnecl delay for 50% thrcshold delay (in pr) using SPICE and our n model for the case when the aggressor line switching in the same dircction as the victim line. Wc again use idcntical slew time for both lincs.
Delay Uncertainty and Delay Variation
Recall that the delay uncertainty of any linc is defined to be the maximum diffcrcnce in line delay duc to any variation in switching conditions of neighboring lincs. The maximum dclay of any wire occurs when both couplcd lines are switching in opposite direction with idcntical slew times of the signals arriving >It the input of the lines. Similarly, the minimum delay of the wire occurs whcn both are switching i n satnc direction and again with with identical slcw times of input signal. This typc of analysis to computc dclay andor delay unccrtainty on an aggressorlvictim line is also very useful for placement and routing tools to make correct decisions. We now study the variation of delay uncertainty with respect to slew times and coupling capacitancc.
Wc simulate the couplcd intcrconnects by using dirfcrent input slew times ranging from Ops to 400ps for the driving inverters. Tablc 3 shows a comparison of interconnect delays on the victim line computcd using SPICE and our n model for the casc whcn both victim and aggrcssor linc arc switching in opposite dircctions. We use thc 50% threshold to computc the interconnect delay from thc output of thc drivcr to the next inverter input. This casc yields pessimistic or wiirst-case interconncct delay valucs bctween the two couplcd intcrconnects. From Tahlc 3 we see that our n model delays are closc to thc SPICE-computcd values.
Similarly, Table 4 We IXWC also studied delay variation, i.c., tlie impact of change in slew time of coupled lines on the delay of victindaggrenror lincs. Fur this analysis wc kccp thc victim linc slcw constant (say at 400ps) and vary aggrcssor slew from 0 to 10oOps. A complctc set of results for this experiment using both SPICE and our analytical approach is given in Tible 5 . We study both the cases whcn lines are switching in the same Worst case dclay dccrcases as slcw time of aggrcssur line is increased.
direction (bcst case) and in thc opposite directioii (wutst cast); our results are within 15% of SPICE results as shown in Figure 5 . For local (short wires) interconnects the changc in delay with rcspcct to slcw could he as high as 70%. In contrast for global interconnccts (long wires) thc dclay variation is around 10%. (Our n model results arc closc to SPICE for slcw times above ZOOps, and we are currently investigating the sources of error with respect to SPICE for snlallcr slew times.) The worst delay occiirs on the victim linc whcn the aggressor line is switching very fast (i.c., step input). Hence, clclay calculation tools nccd to consider this worst-case corner for coupled interconnccts. Finally, Tablc 6 gives best-and worst-case victim line delays f i r various ratios of coupling capacitance to ground capacitance (ptira!Ielplatc capacitance). Wc notice that as the ratio of coupling capacitance to ground capacitance increases the worst case delay iiicrcascs, and that this increase is significant for global wircs (Ex: Case 2 in Tablc 6 ) . For local wires the increase in delay with coupling capacitancc to ground capacitance ratio is less. As expected, minimizing delay unccrtainty and dclay variation requires interconnect design such that less coupling capacitance is seen for global wires.
Conclusions
In conclusion, we have analyzed the accuracy and applicability of new, simple closed-form in~tlels for computing crosstalk noise and couplcd line dclay for deep-submicron interconnects. Spccilically, we have derived analytical cxprcssions for victim wirc rlcley antl studied the inipact on delay duc to aggressor wire input, for both the step input and ramp input regimes. Our approach extends easily to other inodcs of simultaneous switching, phase offsets, etc. We havc also sttidiet! the inipact on victim line delay of varying aggressor slcw timcs and couplingto-ground capacitance ratios. The approaches described in our papcr potentially form thc basis of a set of analytical tools to estimate noise peaks and dclay uncertainty effects early in the ASIC physical implcmentation flow
